

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

**Sixth Semester B.E. Degree Examination, Dec.2014/Jan.2015**  
**Microelectronics Circuits**

Time: 3 hrs.


Max. Marks:100

**Note: Answer any FIVE full questions, selecting at least THREE questions from Part-A and TWO from Part-B.**

**PART – A**

- 1 a. Derive an expression for drain current of a MOSFET in different regions of operation. (06 Marks)
- b. Design a circuit of Fig.Q.1(b), so that the transistor operates at  $I_D = 0.4\text{mA}$  and  $V_D = +0.5\text{V}$ . The NMOS transistor has  $V_t = 0.7\text{V}$ ,  $\mu_n C_{ox} = 100\mu\text{A/V}^2$ ,  $L = 1\mu\text{m}$ , and  $W = 32\mu\text{m}$ . Neglect channel length modulation effect ( $\lambda = 0$ ). (04 Marks)


Fig.Q.1(b)



- c. Draw the small signal circuit model of MOSFET when  $|V_{SB}| \neq 0$  and explain briefly. (ie including the body effect). (04 Marks)
- d. For the common drain amplifier stage, draw the small signal equivalent circuit and drive expressions for  $A_v$ ,  $A_{v0}$ ,  $G_v$ ,  $R_{in}$  and  $R_{out}$ . (06 Marks)

- 2 a. Compare and explain the important characteristics of NMOS and NPN transistors. (05 Marks)
- b. With a neat circuit diagram and equations explain the basic BJT current steering circuits. (05 Marks)
- c. For the high frequency equivalent circuit of common source amplifier in Fig.Q.2(c), find the midband voltage gain  $A_m = V_o/V_{sig}$  and upper 3dB frequency  $f_H$  using open circuit time constants. (08 Marks)


Fig.Q.2(c)



Where  $R_L = 3.3\text{K}\Omega$ ;  $R_{sig} = 100\text{K}\Omega$ ;  $R_{in} = 420\text{K}\Omega$ ;  $C_{gs} = C_{gd} = 1\text{pF}$ ,  $g_m = 4\text{m A/V}$ .

- d. For the emitter follower biased by a constant current source I, shown in Fig.Q.2(d), draw the high frequency equivalent circuit clearly naming all the components: (02 Marks)


Fig.Q.2(d)



Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.  
 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.


- 3 a. A CMOS common source amplifier shown in Fig.Q.3(a) is fabricated with  $W/L = 100 \mu\text{m}/1.6 \mu\text{m}$  for all transistors. With  $K_n' = 90 \mu\text{A}/\text{V}^2$ ,  $K_p' = 30 \mu\text{A}/\text{V}^2$ ,  $I_{REF} = 100 \mu\text{A}$ ,  $V_{An} = 8 \text{ V}/\mu\text{m}$  and  $V_{AP} = 12 \text{ V}/\mu\text{m}$ , determine the following quantities  $g_{m1}$ ,  $r_{o1}$ ,  $r_{o2}$ ,  $A_{vo}$ . (06 Marks)

Fig.Q.3(a)



- b. Draw the MOS cascade amplifier circuit with current source biasing. With the help of small signal equivalent circuit. Show that the cascading increases magnitude of open circuit voltage gain from  $A_o$  to  $A_o^2$ . (06 Marks)
- c. Write short notes on cascade MOS current mirror circuit. (04 Marks)
- d. Find  $A_o$  for an NMOS transistor fabricated in a  $0.4 \mu\text{m}$  CMOS process for which  $K_n' = 200 \mu\text{A}/\text{V}^2$ , and  $V_A' = 20 \text{ V}/\mu\text{m}$ . The transistor has a  $0.4 \mu\text{m}$  channel length and is operated with an overdrive voltage of  $0.25 \text{ V}$ . What must be  $W$  for NMOS transistor to operate at  $I_D = 100 \mu\text{A}$ ? Also find  $r_o$  and  $g_m$ . (04 Marks)
- 4 a. Explain the operation of MOS differential pair with a differential input voltage and derive the range of differential input for differential mode of operation. (08 Marks)
- b. Prove that  $A_{CM} = \frac{-r_{o4}}{2R_{SS}} \times \frac{1}{1 + g_{m3} r_{o3}}$  for the active loaded MOS differential amplifier. (08 Marks)
- c. For the BJT differential amplifier having  $\beta = 100$ , matched to 10% or better, and areas that are matched to 10% or better, along with collector resistors that are matched to 2% or better, find  $V_{OS}$ ,  $I_B$  and  $I_{OS}$ . The dc bias current is  $100 \mu\text{A}$ . (04 Marks)
- 5 a. Explain the operation of MOSFET as a linear amplifier. (05 Marks)
- b. For the common base amplifier shown in Fig.Q.5(b) draw the small signal equivalent circuit and hence derive an expression for  $R_{in}$ ,  $R_{out}$  and  $A_{vo}$ . (06 Marks)

Fig.Q.5(b)



- c. A MOS differential amplifier is operated at a total current of  $0.8 \text{ mA}$ , using transistors with  $W/L$  ratios of 100,  $K_n' = \mu_n C_{ox} = 0.2 \text{ mA}/\text{V}^2$ ,  $V_A = 20 \text{ V}$  and  $R_D = 5 \text{ K}\Omega$ . Find  $V_{OV} = (V_{GS} - V_t)$ ,  $g_m$ ,  $r_o$ ,  $A_d$ . (05 Marks)
- d. Explain channel length modulation effect of MOSFET. (04 Marks)

## PART – B

- 6 a. What are the four properties of negative feed back? Briefly explain about each property. (08 Marks)
- b. For the series-shunt feedback ideal amplifier find  $A_f$ ,  $R_{if}$  and  $R_{of}$ . (06 Marks)
- c. Discuss the method of frequency compensation for modifying open loop gain  $A(s)$  so that the closed loop amplifier is stable, by introducing a new pole in transfer function at sufficiently low frequency. (06 Marks)
- 7 a. Draw the circuit diagram of basic difference amplifier and derive an expression for the output voltage  $V_{out}$  and differential input resistance  $R_{id}$ . (05 Marks)
- b. Show that the gain bandwidth product of an inverting amplifier is smaller than that of a non inverting amplifier. (05 Marks)
- c. Find the output voltage of the circuit, assuming Op. Amp M1 has DC open loop gain of  $1 \times 10^5$  and a bandwidth of 10 rad/sec., op amp M2 is an ideal op. amp (Ref.Fig.Q.7(c)). (06 Marks)




Fig.Q.7(c)

- d. Write a note on use of op-amp in sample and hold circuit. (04 Marks)
- 8 a. Draw the basic structure of CMOS inverter and explain the voltage transfer characteristic of CMOS inverter (08 Marks)
- b. Consider a CMOS inverter fabricated in a  $0.25\mu\text{m}$  process for which  $C_{ox} = 6\text{fF}/\mu\text{m}^2$ ,  $\mu_n C_{ox} = 115\mu\text{A}/\text{V}^2$ ,  $\mu_p C_{ox} = 30\mu\text{A}/\text{V}^2$ ,  $V_{tn} = -V_{tp} = 0.4\text{V}$  and  $V_{DD} = 2.5\text{V}$ . The W/L ratio of  $Q_N$  is  $0.375\mu\text{m}/0.25\mu\text{m}$  and for  $Q_P$  is  $1.125\mu\text{m}/0.25\mu\text{m}$ . The equivalent capacitance value is  $6.25\text{fF}$ . Find  $t_{PHL}$ ,  $t_{PLH}$  and  $t_p$ . (06 Marks)
- c. Explain with neat circuit diagrams about pull-up and pull-down networks used in CMOS logic circuits. (06 Marks)

\* \* \* \* \*

